UG/3rd Sem/PHSH/H/21(CBCS)

UG 3rd Semester Examination 2021

PHYSICS (Honours)

Paper : DC - 7

[CBCS]

Full Marks : 25


The figures in the margin indicate full marks. Candidates are required to give their answers in their own words as far as practicable.

1. Answer any *five* of the following questions.

- (a) Why is an exclusive-NOR gate called an equality detector?
- (b) Show that $\overline{\overline{AB} + A\overline{B}} = AB + \overline{A}\overline{B}$.
- (c) Two waveforms are applied to a 2-input NAND gate as shown in figure below. Sketch the output wave form.

Ĩ.

t₅



- (e) Distinguish between combinational and sequential logic circuits.
- (f) Define the term 'decoder'. Show how to decode the 4-bit code 1011(LSB).
- (g) Use both 1's and 2's complement method separately to perform the following binary subtractions:

11011 - 01101

(h) Convert hexadecimal number 3A9E.B0D to a binary one.

R

Time : Two Hours

5×2=10

- 2. Answer any *three* of the following questions. $3 \times 5 = 15$
 - (a) (i) Show that (A ⊕ B) ⊕ C = A ⊕ (B ⊕ C)
 (ii) Using Karnaugh map minimize the following logic expression:
 Y = ABCD + A
 - (b) What is edge triggering in a flip-flop? Draw the circuit diagram of a 4bit register using J-K flip flops. Write down a table for readings of the shift register after each clock pulse by assuming the data word 1011.
 - (c) Draw the logic diagram of a four-bit synchronous binary down counter using:
 - (I) JK flip-flops that trigger on the positive-edge of the clock.
 - (II) T flip-flops that trigger on the negative edge of the clock. $2\frac{1}{2} + 2\frac{1}{2} = 5$
 - (d) What is read only memory? Show that a ROM may be considered as a decoder for the input code followed by an encoder for the output code. 2+3=5
 - (e) What is the difference between a half adder and a full adder? Give the truth table of a full adder and hence show that a full adder can be constructed using two half adders and an OR gate.

2+3=5